Abstract-
I. INTRODUCTION
The SOI wafers increase chip functionality without the cost of major process equipment changes such as higher resolution lithography process tools. The advantages are faster circuit operation, reducing parasitic device capacitance, smaller devices build area and lower operating voltages [1] - [2] . The lower voltages, low power consumption and high performance for today requirements disclosed the limitations of Bulk Commentary Metal-Oxide Semiconductor (BulkCMOS) [3] .
The existing of Buried Oxide (BOX) layer in between "handle wafer" and Top Silicon which linked with DTI oxide make polysilicon removal more challenging. The chemical wet etches such HF which supposed to etch GOX, loosen the gate poly attachment on active surface is now also etching the DTI trench oxide. In the worst scenario, etching can even go deeper into BOX layer which untie the Top Silicon attachment on BOX surface. Hence, the Top Silicon plate will peel off during the supersonic clean resulting in a loss of key information which is useful to discover physical cause of the failure.
Hence, using wet etch delayering alone, for instance 49%HF to remove all layers including polysilicon and revealing active layers only works for BulkCMOS wafer. This method cannot be used for SOI wafer since HF will etch ILD oxide all the way down to BOX and leave Top Silicon unattached [4] . Thus results Top Silicon structures to be damaged, crack and unclean as shown in Fig 1. This problem will not happen in BulkCMOS wafer since structure builds on bulk silicon wafer [5] . [5] This work focuses on combination of parallel lapping + diluted and time controlled hydrofluoric chemical etching to remove small, thin and dense gate poly without damaging the Top Silicon [6] . Removing small, thin and dense gate poly by exposing epitaxial active layer is robust, stable, clean and controllable. This is important to ensure further analysis on active layer can be carried out successfully. For example, an investigation of active defect like originated particle (COP), dislocation and HF defects analysis (Lim, An, Guo, & Fan, 1998).
II. EXPERIMENTS
To solve the damages through delayering SOI wafer, new approach of using Parallel lapping → Poly etchant → Diluted and Time Controlled Hydrofluoric acid etching is recommended.
Parallel Lapping → Poly-Etchant → Diluted and Time Controlled Hydrofluoric Acid Etching
A thick passivation commonly on die surface was etched using reactive ion etching (RIE) by Plasmalab 80 Plus. After exposed top metal, Parallel Lapping was performed by using Allied MultiPrep Polishing System -8" to top down polish until polysilicon as shown in Fig. 2 . The pinkish color of cell structure indicates the lapping is already reached polysilicon layer. Subsequently, the sample was immersed in a Poly-Etchant Solution (20NHO3:8CH3COOH:1HF) for 2 minutes to remove small, thin and dense gate polys as shown in Fig. 3 . The color changes from pinkish to greenish indicate removal of polysilicon layer. Fig. 4 depicts a Scanning Microscope Electron (SEM) was used to see polysilicon remaining [7] . Fig. 7 shows insufficient etching strength observed in Sample 1 (15%HF +10 minutes HFt+5 minutes SSt). The insufficient etching strength resulting 0 bit was cleaned where thin and dense gate poly still remain. For Sample 3 (25%HF+5 minutes HFt+5 minutes SSt) and Sample 7 (45%HF+5 minutes HFT+5 minutes SSt), the etching strength was too strong. Even most of thin and dense gate poly removed but there were Top Silicon cracks observed in these samples. Sample 4 (30%HF+5 minutes HFt+5 minutes SSt) and 5 (35%HF+5 minutes HFt+5 minutes SSt) contain debris or uncleaned surface were observed. Hypothetically this condition was due to insufficient acid immersion time (HFt) to untie gate poly on gate oxide [8] - [9] . Crack and uncleaned surface also observed in Sample 6 (40%HF+5 minutes HFt+5 minutes SSt). The acid concentration believed to be too strong which untie Top Silicon from BOX [10] . The Top Silicon can be easily damage or peeled off during supersonic cleaning.
The best HF solution was 20%HF concentration for 10 minutes etching time (HFt) and 5 minutes Supersonic time (SSt). At this combination of concentration and etching time, no small, thin and dense polysilicon and oxides remnant was observed on cell area. Fig. 8 depicts Sample 2 clean active structures after immersed in this best HF combination solution. SEM images in Fig. 9 show a cross section result of Sample 2 whereby HF etching stopped exactly before reaching bottom DTI trench. This profile is vital to hold the Top Silicon from peeling off during supersonic cleaning meanwhile oxides on Top Silicon surface is completely etched. A wet delayering on SOI wafer, which build with Deep Trench Isolation (DTI) oxide and Buried Oxide (BOX) can be challenging. This is due to high acid selectivity to oxide. A new improved method using parallel lapping follows by poly-etchant and finally using a Dilute and Time Controlled HF etching is recommended. The parallel lapping solves the uneven surface delayer while revealing polysilicon layer effectively. Poly-etchant used to etch polysilicon for further investigation. Lastly a Diluted 20%HF + 10 minutes HFt + 5 minutes SSt will remove remaining oxides and expose the active silicon surface. A clean active silicon surface is vital for wet etchant solution to be carried out successfully to reveal silicon defects. As a conclusion, the new improved method will allow wet delayering to be performed on SOI wafer which guarantee a good, stable, accurate and reproducible delayering process.
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